


Oct - 4

Pipelining




Register File.
Memory (Data & Instruction)

MATHS


Inst. per second $\rightarrow \frac{1}{1ns} = 10^9 = 1 \text{ billion}$



Wastage?



Example : CAR FACTORY

Assembly Line





Instruction Pipeline

IF — Instruction Fetch

ID/RF — Instruction Decode

+


Register File Read.

EX — Execute (ADD/MULTIPLY)


MEM — Memory Access (Load/store)

WB — Write result back to register.

Pipeline.



How does one stage work:



New Data
is visible

Written into the
dest. latch


$$P = \frac{IPC \times f}{\# \text{ insts.}}$$

Assume: Pipeline has k stages

	IPC	F	# insts
Non-Pipelined	SAME	1	SAME
Pipelined.	SAME	k	SAME

Non-pipelined

Pipelined



$A \rightarrow$ Algorithmic work.


clock cycle time $\propto A$

\Rightarrow A pipelined processor can have a smaller clock cycle

Speedup with a pipeline:


Assume: k stages.

n instructions.



$$\text{Tot. Time}_{NP} = nk$$

Pipelined



$$\text{Tot. time}_p = n + k - 1$$

$$\text{Speedup}_{\text{RATIO}} = \frac{nk}{n+k-1} = \frac{k}{1 + \left(\frac{k-1}{n}\right)}$$

$$\left(\text{Speedup}_{\text{RATIO}}\right)_{n \rightarrow \infty} = k$$

More you pipeline \rightarrow More is the speedup

Question

What stops me from having a thousand stage pipeline?

	MIPS Processor	ARM-9	Core-2-Duo	Intel P-Extreme
Pipeline Depth.	5	8	12	22

What limits the number of pipeline stages?

* You cannot arbitrarily increase the frequency.

→ Power

→ Algorithmic Wk per stage,


$$\left(\frac{A}{k}\right)$$

Latch delay - d .

$$cc_time \gg \frac{A}{k} + d$$

$$f = \frac{1}{cc_time} \ll \frac{1}{\frac{A}{k} + d}$$

$$f \leq \frac{k}{A + kd}$$




After a certain point, frequency cannot increase further.

* There are several some other limiters

Hazards

HAZARDS


- 1) add r_1, r_2, r_3
- 2) add r_4, r_1, r_6




How does inst. ② get the value of register r_1

Data Hazard



FIX : Forwarding/ Bypassing.



This will ensure that instructions 1 and 2 can execute consecutively.



Can we do a forwarding trick all the time?



Forwarding.

Producer Instruction \rightarrow Consumer Inst
① \rightarrow ②

1) Find the earliest point at which the producer is ready

2) Find the latest point at which the consumer needs the data

3) Draw a line from:

Production point \rightarrow

consumption
point

4) IF THE LINE

- goes to bottom right
(ahead in time)
(can forward)

- goes to the bottom left
(behind in time)
(cannot forward)

How do you fix a load-use hazard?