

July 31.

Where are we?

- ORR, AND, EOR
- ADD, SUB, MOV, MVN
- LDR, STR (50%)
- B, BL

### Instruction Set - II

Logical: ORR, AND

EOR

$$\begin{array}{r} 1011 \\ \oplus 1001 \\ \hline 0010 \end{array}$$

$$A \text{ (BIC) } B = A \wedge \bar{B}$$

BIC

$$\begin{array}{r} 1101011 \\ \quad \underbrace{\phantom{0011100}} \\ 0011100 \\ \hline 1100011 \end{array}$$


LSL  $R_1, R_2, \#2$

$$R_1 = R_2 \times 4$$

LSR

$$1011 \gg 2$$

$$= 0010$$



ASR

$$\lfloor 1011 \rfloor \gg 2 \quad (C.S)$$

$$= 1110 \quad (-2)$$

ROR



ROR 1

1001

ROR 1

1100

ROL (not required)

# Arithmetic Instructions - II.

ADD, SUB ✓

MOV

MVN  $R_1, R_2$       $R_1 = \sim R_2$

Short-cut : 1

Only if 2<sup>nd</sup> operand

is a register

→ This is allowed.

$$R_3 = R_1 + R_2 \times 4$$

ADD  $R_3, R_1, R_2, [LSL]$  #2  
[LSR  
ASR  
ROR]

## Short-cut 2.

if  $(a > b)$   
 $d = e + f$

Inner workings of cmp  
Special register: CPSR

N	Z	C	F
---	---	---	---

$N \leftarrow$  Negative       $Z \rightarrow$  Zero

3 {  
  CMP   R0, R1  
  BLE   .exit  
  ADD   R2, R3, R4

---

2 {  
  CMP   R0, R1  
  ADDGT R2, R3, R4

C ← Carry

F → Overflow.

	(5) (3)	N	Z	CF
cmp	R <sub>1</sub> , R <sub>2</sub>	0	0	0 0

	(4) (4)	0	1	0 0
--	---------	---	---	-----

	(3) (5)	1	0	0 0
--	---------	---	---	-----

LE	(N == 1    Z == 1)	EQ	(Z == 1)
----	--------------------	----	----------

GT	(N == 0 && Z == 0)	NE	(Z == 0)
----	--------------------	----	----------

GE	(N == 0)
----	----------

### Short-cut 3

$c = a + b$

if ( $c > 0$ )  
     $d = e + f$

ADDEQS

4 {  
    ADD R3, R1, R2  
    CMP R3, #0  
    BLE .exit  
    ADD R4, R5, R6

2 {  
    ADDS R3, R1, R2  
    ADDGT R4, R5, R6

cmp is logically the same as SUBS

Any other arithmetic/logical instruction suffixed with (S) says something about the result

through the CPSR.

(N)

res < 0

(Z)

res == 0

(F)

overflow  
result  
does not  
fit

(C)


bit falls  
of from  
the left

RSB R3, R1, R2

$$R3 = R2 - R1$$

SBC (subtract with carry) [look up]  
ADC (add with carry)

Load/Store -2.



Little Endian: lowest position saves LSB  
(ARM, Intel x86)


Big Endian: lowest position saves MSB  
(IBM Power, HP, Java)



LDR (char)  
LDRB (load byte)

STR (store byte)

LDRB R4, [R3, #20]



STRB

(short)  
LDRH  
STRH