

Oct. 17

Note Title

17-10-2012

Opcode  
(ADD/ld/st/Br)

TRACE  
10 million +

1/F stage - Br pred

Correct



## Cache - II

Set.  $\left. \begin{array}{|c|} \hline \text{---} \\ \hline \text{---} \\ \hline \text{---} \\ \hline \end{array} \right\}$  Cache Lines.


Extra state with cache line:

Valid bit (0/1)

Modified bit (0/1)

Cache Read


set- [ ]  
[ ]  
[ ]  
[ ]



Replacement Policy: Evict a line from the set.



LRU  
↓  
time stamp

FIFO  
↓  
oldest one is out.



$$M.R \propto \left( \frac{1}{\sqrt{\text{size}}} \right)$$

Writes:




Modified bit:


Whenever you write a blk  
 $\rightarrow$  set  $m \rightarrow 1$

Two policies

Write Through (WT)



Write Back (WB)



Eviction:

(WT) → Just Evict

WB → Write to lower level if (m=1)

Base CPI = 1.5

% of mem insts:  $\frac{1}{3}$

L1 Miss Rate: 20%

Penalty  
10

LOCAL  
L2 MISS RATE: 40%

100

LOCAL

GLOBAL

$\frac{\# \text{ MISSES}}{\# \text{ ACCESSES}}$

$\frac{\# \text{ MISSES}}{\# \text{ MEM. INSTS}}$

$$CPI_{\text{new}} = 1.5 + \frac{1}{3} (0.2 \times 10 + 0.2 \times 0.4 \times 100)$$

Misses —  $\left[ \begin{array}{l} \text{Compulsory} \quad - \quad \text{Fix} \quad - \quad (\text{Prefetching}) \\ \text{Capacity} \quad - \quad (\text{Size } \uparrow) \\ \text{Conflict} \quad - \quad (\text{Assoc. } \uparrow) \end{array} \right.$

# Multi-Process

Virtual Memory

Isolation

large addr. space

