


Sept-18

4) Design of the processor.



ARM & MIPS: Reduced Inst. Sets (RISC)

X86: CISC - Complex Inst. Set

mips

→ 32 registers

→ r_0 → (zero reg.) (hardwired to 0)

→ r_{29} → stack ptr.

→ r_{31} → lr

(No PC and CPSR)

OPcodes.

add $\$r_2, \$r_3, \$r_4$

$$r_2 = r_3 + r_4$$


sub $\$r_2, \$r_3, \$r_4$

$$r_2 = r_3 - r_4$$

addi $\$r_2, \$r_2, 30$

$$r_2 = r_2 + 30$$


R-format insts. (add, sub)



lw $\$r_2, 20(\$r_3)$

sw $\$r_2, 20(\$r_4)$

I-format instr. (addi, lw, sw)



Immediate is 16 bits (2 bytes)



Very convenient.

How do you load a 32 bit constant into a register?

0x FFFD EA 09

add \$r2, \$r0, 0x EA09

lui \$r2, 0x FFFD

shift left logical: sll


shift right logical: srl

Branches

beq \$r2, \$r3, 25 (if $r_2 == r_3$)
(bne) $PC += 4 + 100$


Jump. j 25 go to 100 (absolute)
jr \$r3 (same as $PC = r$)

J-format jal 25 [$PC += 4 + 100$]
(bl) [same as bl]



Machine

Von-neumann Machine



Harvard Machine

