Sept-18

Note Title 18-09-2012

4) Design of the processor.



ARM & MIPS : Reduced Inst. Sets. (RISC)

X86 : CISC - Complex Inst. Set

MIPS → 32 Registers

→ r_0 → (zero reg.) (hardwired to 0)

→ r_{29} → stack ptr.

→ r_{31} → lr

(No PC and CPSR)

OPcodes.

add	$\$r_2, \$r_3, \$r_4$	$r_2 = r_3 + r_4$
sub	$\$r_2, \$r_3, \$r_4$	$r_2 = r_3 - r_4$
addi	$\$r_2, \$r_3, 30$	$r_2 = r_3 + 30$

R-format instrs. (add, sub)



lw $\$r_2$, 20($\$r_3$)

sw $\$r_2$, 20($\$r_4$)

I - format instrs. (addi, lw, sw)



Immediate is 16 bits (2 bytes)

🚩 Very convenient.

How do you load a 32 bit constant into a register?

0x FFFD EA 09

add r_2, r_0, 0x EA09

lui r_2, 0x FFFD

shift left logical: sll

shift right logical: srl

Branches.

beq r_2, r_3, 25 (if (r_2 == r_3) PC += 4 + 100)

(bne)

Jump.

j 25 go to 100 (absolute)

jr r_{31} (same as pc = lr)

J-format jal 25 [(PC += 4+100) same as bl]

[bl]



Machine

Von-neumann Machine



Harvard Machine