

🚩 Lecture 1 August 6th

Note Title

06-08-2011

Turing Machine:

↳ Basic → Single Tape

Complex

↳ Multiple Tapes, Multiple Tape Heads

Could not find a problem that was not solvable by a Turing machine.


Alonzo Church → Functional Programming

Church-Turing Thesis: Anything that is computable can be computed by a Turing machine

Cannot be computed by a Turing machine


↳ Can I write a program to find an infinite loop in another program?

Turing machine



State Table
 $S, q \rightarrow S', q', (L/R)$
Program

Universal Turing Machine



State Table
Generic.


What do we learn?

(i) Program can be stored

(ii) Data can be stored

(iii) We can have a generic computer

Von Neumann



Program \rightarrow Sequence of instructions.

PC \rightarrow Program Counter \rightarrow Points to current Instruction

One instruction Set computer

Most Arithmetic Operations

\rightarrow Subtract is sufficient

sub: $a - b$

add: $a - (0 - b)$

mul: $a \times b$

div: sub is not
enough
need a way
to branch.

$$\begin{array}{r} 67 \\ 79 \\ \hline 87 \\ 553 \\ \hline 632 \\ \hline 6873 \end{array}$$

$$\begin{array}{r} 23 \overline{) 472} \quad (20 \\ \underline{46} \\ 12 \\ \underline{0} \\ 12 \end{array}$$

universal instruction: subtract & branch if less
than zero
(SUBLE)

SUBLE is Turing Complete. You don't need anything else.

C program: SUB & if & goto

Data processing Instructions:


Arithmetic: Add, Subtract, Multiply
Divide

Logical: Bitwise OR, XOR, AND, NAND
NOR.


Control Flow Instruction:

Branch (if + goto), call, return

Von Neumann Architecture



DRAM



$$\textcircled{2} a = b + c \quad \textcircled{1}$$

$$\textcircled{4} d = a + 10$$



$$\textcircled{6} f = 2 \times d \quad \textcircled{5} \quad \underline{600 \text{ ns}}$$

$$1 \text{ clock period} = \underline{\underline{1/3 \text{ ns}}}$$

Faster Option ???

DRAM memory is extremely slow. Latencies for a DRAM are very high 100 ns per access.

Government Office file access protocol.



- 95% → RF
- 4% → L1
- 0.9% → L2
- 0.1% → Main Mem.


$$\text{Avg. Latency} = 0.95 \times 1 + 0.04 \times 2 + 0.009 \times 15 + 0.001 \times 300$$

$$= 0.95 + 0.08 + 0.135 + 0.3$$


$$= 1.465 \text{ clk cycles.}$$

(300 \rightsquigarrow 1.5
200x speedup)


Von Neumann with hierarchical memory



Clock Cycle:





Asynchronous Circuit





Synchronous Circuit

Some notion of timing



SRAM \rightarrow Static Random Access Memory.



Simplify the big picture.

Architecture : What is visible to software/compiler.


- (i) Set of instructions.
- (ii) Set of registers (Explained later)
- (iii) Virtual view of memory.

Organization: Hardware sees everything.

- (i) Caches.
- (ii) Registers, Program Counter, Internal CPU state

Architecture Software / Compiler's point of view


32 bit architecture



↳ all my instructions (Not true are 32 bits long. (always).

→ All my variables have a size of 32 bits.

↳ The maximum memory that I can access is 2^{32} bytes 4GB.



Illusion that all the memory is yours is called virtual memory

Virtual Memory is a good thing
→ it detaches the program from the architecture of the memory system.

→ compiler can freely generate code

Next Class:

1) Review

2) Registers

3) Assembly Programming