

Aug. 27

Advanced ARM Assembly

C code

```
if (x == 1)
    y = a + b;
```

x - r1    y - r2  
a - r3    b - r4  
ARM      assembly

```
cmp r1, #1
bne .L1
add r2, r3, r4
.L1 --
```

(let us try to compress this)

## Conditional Instructions

Optimal Sequence {  
CMP r<sub>1</sub>, #1  
ADDEQ r<sub>2</sub>, r<sub>3</sub>, r<sub>4</sub>

ADDEQ → It adds only if

the result of the last comparison is equal

Otherwise, it skips.

General Structure of a conditional instruction  
(Data Processing Instructions)

<operation>	<Condition>	
ADD	EQ (Equality)	HI (Unsigned Higher)
SUB	NE ( $\neq$ )	
MOV	LE ( $\leq$ )	HS (Signed)
:	LT ( $<$ )	
:	GE ( $\geq$ )	
:	GT ( $>$ )	(ALWAYS) <u>RSVD</u>

MOVLE (move if the last comparison has the following condition to be true  
Less than Equal)

LSL GT



ADDS → Set the condition Flags.

C code.

```
r1 = r2 - r3  
if (r1 < 0)  
    r4 = r5 + r6
```

ARM ASSEMBLY  
CODE

SUB r1, r2, r3

ADDLT r4, r5, r6

---

Addressing Modes

Data Transfer Insts (LDR/STR)

1) LDR  $r_1, [r_2]$  (Register Indirect)

$$\underset{(A)}{\text{Address}} = r_2$$

2) LDR  $r_1, [r_2, \#4]$  (Base Offset)

$$A = r_2 + 4$$

3) LDR  $r_1, [r_2, r_3]$  (Register Offset)


$$A = r_2 + r_3$$

4) LDR  $r_1, [r_2, r_3, \text{LSL} \#2]$  (Shifted register Offset)

$$A = r_2 + r_3 \ll 2$$

Pre-Indexed

- 1) sum = 0;
- 2) for (i = 0; i < n; i++)
- 3)        sum += A[i];



Address =  $r_4 + r_2 \ll 2$   
 (A)  
 $A + i \times 4$

Can I combine the ticked instructions.

sum  $\rightarrow r_1$     A  $\rightarrow r_4$   
 i  $\rightarrow r_2$   
 n  $\rightarrow r_3$

```
MOV r1, #0 (sum = 0)
MOV r2, #0 (i = 0)
```

```
.L1 CMP r2, r3 (i < n)
    BGE exit
```

```
✓ LDR r5, [r4, r2, LSL #2]
  (Load A[i])
```

```
ADD r1, r5, r1
  (sum += A[i])
```

```
✓ ADD r2, r2, #1
  B. .L1
```

exit: (Example 1)

Pre-indexed access.

$$\text{Address} = r_4 + r_2 \ll 2$$

(Normal) LDR  $r_5, [r_4, r_2, LSL \# 2]$

(Pre-Indexed)

LDR  $r_5, [r_4, r_2, LSL \# 2]!$

$$r_4 += r_2 \ll 2$$

Then :

$$\text{Address} = r_4$$

Normal Load  
Value of base register

$r_4$  does not change

Pre Indexed Access

Value of base register  $r_4$  does change



Post Indexed Access.

LDR  $r_5$ ,  $[r_4]$ ,  $r_2$ , LSL#2

$\left[ \begin{array}{l} ++i; \text{Pre} \\ i++; \text{Post} \end{array} \right]$

1) Address =  $r_4$

2) Performs the load

3) Then:

$$r_4 += r_2 \ll 2$$

Two Operations here:

(a) Perform the load

(b) Change the base Address

Pre  
(b)  $\rightarrow$  (a)

Post  
(a)  $\rightarrow$  (b)

To summarize: We can replace both the ticked instructions with one post-indexed access in Example 1.

We can also add conditionals to branch instructions.

BEQ (Branch-if-equal)


BLNE (Branch & link if not equal)

## Instruction Format

Encoding to create a sequence of 0s and 1s from an assembly instruction, which the computer can understand.

ARM: Regular Format

Each Assembly Instruction → 32 bits.  
(4) bytes.



## Data Processing Instructions.

OpCode. → What kind of operation this is  
(4 bits) (ADD, SUB, LSL, MOV...)

Format → Data Processing OR DATA TRANSFER  
OR CONTROL  
(2 bits)

16 kinds of conditions (EQ, LE, NE, LT, GE, GT,  
HI, HS, ALWAYS, RSV...)  
(4 bits)

S → (ADD → ADDS) (Set the condition flags)  
(1)

ADD  $r_3, r_2, (r_1) \leftarrow \text{reg.}$   
OR

ADD  $r_3, r_2, (\#4) \leftarrow \text{immediate}$

I  $\rightarrow$  (I=1, The last operand is an immediate)  
(i)

(I=0, The last operand is a register)

🚩 Uptil now: 12 bits are gone : 20 bits are left

Out of the 20 bits  
destination register: 4 bits  
16 registers in ARM  
(4 bits)

src1 reg: 4 bits

🚩 Uptil now: 8 out of 20 bits are gone  
12 bits are left

If  $src2$  is a register.  $\left. \begin{array}{l} (Reg) \} ADD r_3, r_2, r_1 \\ (Imm) \} ADD r_3, r_2, \#4 \end{array} \right\}$   
(Use 4 out of the 12 bits)

If  $src2$  is an immediate

(Use 12 bits to represent the immediate)


🚩 🚩 🚩  
We do not have any more  
bits left.

Another Format:

ADD  $r_1, r_2, r_3, \text{LSL} \# 2$  (Shifted)

$$r_1 = r_2 + r_3 \ll 2$$

Last 12 bits



1) 4 bits to represent a register.  
We have 12 bits.

2) Shifted  
ADD  $r_3, r_1, r_2,$  LSL  
LSR  
ASR  
ROR #2  
(0-31)

12 bits.

src 2 register — 4 bits

Is it in shifted format — 1 bit

Type of the shift (LSL or LSR or ASR or ROR)  
— 2 bits


Value of the shift — 5 bits (0 — 31)



### 3) Immediate


12 bits



1 1/2 bytes



- 1 - char
- 2 - short
- 4 - int / float
- 8 - long / double.

### Right Rotate (ROR):





Shift  
(s)      (b)

4 bits      s (0-15)  
(0-15)      2s (0-30)



$N = b \text{ ROR } (2s)$

(Non zero) (< 8)

Why do we



(ROR 78)

multiply s by 2?



(1) This is the common case

(2) This extends our range from (0-15)



to (0-30)

Hardware:

12 bits  $\longrightarrow$  32 bits  
(decoding)

Assembler/Compiler

32 bits  $\longrightarrow$  12 bits  
(encoding)


Suppose you give an immediate value that cannot be encoded, to the assembler.

$\longrightarrow$  Throw an error.

Eg.

mov r1, #0x F0 00 00 0E

(Valid → Legal Encoding)



25 → 4

0x 00 00 00 EF

ROR 4

mov r1, 0x F0 0A 00 0E

(Invalid)