

Nov - 1st

Note Title

01-11-2011

Multiprocessors.

- Chip → Multiprocessor
↳ multithreading.

L1, L2


Mem. Lat

WB

200 cyc.


Branch Predictor: Weakly
Taken.

Size of switcher.



UNIFIED L2

UMA
(UNIFORM - MEMORY
ARCHITECTURE)




MULTI-THREADING



COARSE-GRAIN,

FINE

GRAIN,

SIMULTANEOUS.





Flynn's Classification

S → Single

I → Instruction

m → Multiple.

D → Data.

SISD

MISD

SIMD

MIMD

Regular Sequential
Program.

rare

GRAPHICS PROC.
VECTOR PROC.

Normal
Data.

Vector Processors

A [1 - - - 127]

B [1 - - - 127]

C [1 - - - 127]

$C = A + B$ (Vector Insb.).


Vector extensions in X86 processors:
MMX, SSE (I-IV)

Cache Coherence

Split L2 \rightarrow Unified L2

Memory Consistency

A=0 B=0



Is the outcome

B=1
A=0
possible?