Flipping Bits Like a Pro: Precise Rowhammering on Embedded Devices

Anandpreet Kaur[®], Pravin Srivastav, and Bibhas Ghoshal[®]

Abstract—In this article, we introduce *Flip-On-Chip*, the first end-to-end tool that thoroughly examines the vulnerability of embedded DRAM against rowhammer bit flips. Our tool, Flip-On-Chip, utilizes DRAM address mapping information to efficiently and deterministically perform a double-sided RowHammer test. We evaluated Flip-On-Chip on two DRAM modules: 1) LPDDR2 and 2) LPDDR4. It is found that our proposed tool increases the number of bit flips by 7.34% on LPDDR2 and by 99.97% on LPDDR4, as compared to stateof-the-art approaches provided in the literature. Additionally, Flip-On-Chip takes into account a number of system-level paramteters to evaluate their influence on triggering Rowhammer bit flips.

14 Index Terms—ARM, bit flips profiling, DRAM, Rowhammer.

I. INTRODUCTION

15

C ECURING memory from unauthorized modifications has 16 ¹⁷ been a major concern for computer systems. Researchers 18 have put forth a number of strategies to guard memory against 19 unauthorized modifications. However, the problem still per-20 sists and data corruption in memory is still possible. A primary 21 reason is due to vulnerabilities which get exposed during oper-22 ation and allow adversaries to mount sophisticated attacks that ²³ can bypass the memory protection techniques. For example, 24 Mutlu and Kim [1] identified a new method of corrupting 25 data kept in memory which the users do not have access 26 to. Rowhammer is the name given to this phenomenon in 27 which the same DRAM rows are purposefully accessed/struck 28 repeatedly during a refresh interval in order to corrupt data ²⁹ by flipping bits in nearby cells. Technology scaling is the pri-30 mary reason for this vulnerability, as it increases cell-to-cell 31 interaction, thus reducing reliability. Though initially this bug ³² was identified in DRAM of large computing systems, however, 33 later, it was revealed that the memory of embedded and mobile ³⁴ devices is not resistant to this vulnerability either [2], [3].

Within a few years, a myriad of research studies have illustrated the devastating effects of this vulnerability by mounting attacks on various types of computing systems [1], [3], [4], [5], [6], [7]. These publications primarily offer two methods for mounting Rowhammer attacks: 1) probabilistic [5] and 2) deterministic [4], [7]. In probabilistic approaches, such

The authors are with the Systems Laboratory, Indian Institute of Information Technology Allahabad, Prayagraj 211015, India (e-mail: phc2017001@ iiita.ac.in).

as a single-sided Rowhammer attack, two or more rows are 41 randomly chosen, and are accessed alternately causing bit 42 flips in victim rows. Picking a random address is a simpler 43 method since it does not require the knowledge of phys-44 ical address mapping to DRAM's row, column, and bank 45 bits [5], [8]. On the other hand, due to lack of mapping 46 knowledge, applying these techniques does not guarantee the 47 presence of target address at the vulnerable location of the 48 DRAM [3]. Thus, they are unreliable, and may lead to alter-49 ation of undesired data. Deterministic methods are preferable 50 because they allow strategic placement of critical data at vul-51 nerable locations. This ensures deterministic bit flips, which 52 are significantly more effective. Researchers have also shown 53 that hammering two neighboring rows of a specific DRAM 54 row (say (i-1)th and (i+1)th neighbor rows of an *i*th row) 55 increases the likelihood of bit flips rather than hammering 56 just one neighbor and a more distant row. Also, for many 57 machines, double-sided hammering is necessary for trigger-58 ing bit flips [5] in a reasonable time. In order to explore and 59 launch an effective and deterministic Rowhammer attack on 60 DRAMs, it is imperative to reveal the hidden DRAM address 61 mapping. 62

The mapping information between user-level locations (such 63 as virtual addresses) and physical locations on DRAM (such as 64 row and bank), however, is not made available by the vendors. 65 Therefore, access of the upper and lower neighboring rows 66 in the same bank is not straightforward. Thus, the research 67 community either resorts to hardware probing [4] or software-68 based methods [4], [6], [7], [8] to reveal this information. 69 However, these techniques have mainly been restricted to 70 the $\times 86$ platforms, and not much explored for embedded 71 devices. To the best of our knowledge, only two software-72 based techniques have been proposed so far for embedded 73 devices [9], [10]. Though the knowledge about bank bits 74 was uncovered in [10], however, this article implemented 75 the approach of DRAMA [4], and it is ineffective and does 76 not give deterministic address mapping as indicated in [7]. 77 Similarly, the proposal of [9], when executed, (source code 78 was made publicly available¹) it was found that only a sin-79 gle row bit location was identified, and the procedure did 80 not reveal the bank bits because of which some of the col-81 lected group of three addresses were not situated in the same 82 bank different row (SBDR). Moreover, since all row bits were 83 not discovered, thus the number of aggressor and victim rows 84 were left unidentified. As a result, the whole memory was not 85 profiled and thus lot of vulnerable locations were remained 86

Digital Object Identifier 10.1109/LES.2023.3298737

¹https://github.com/0x5ec1ab/rowhammer armv8

1943-0671 © 2023 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Manuscript received 14 July 2023; accepted 22 July 2023. This work was supported by GoI. This manuscript was recommended for publication by P. R. Panda. (*Corresponding author: Anadpreet Kaur.*)

100



Fig. 1. Overall workflow.

⁸⁷ uncovered. Thus, further research is needed to uncover the
⁸⁸ complete mapping information and verify this newly acquired
⁸⁹ knowledge by conducting rowhammer test on ARM devices.
⁹⁰ Our Contributions: We present to the embedded research

⁹¹ community. ⁹² 1) Tools for DRAM address mapping and bit-flip profiling.

- 1) Tools for DRAM address mapping and
 2) Analysis of bit-flip locations.
- 3) Examining the impact of various factors on the embedded DRAM chips.

ded DRAM chips.
To the best of the author's knowledge, there is no such
tool that facilitates such an extensive study of RowHammer
attacks on embedded devices, specially memory modules of
ARM-based experimental boards.

99 ARM-based experimental boards.

II. METHODOLOGY

The main goal of our approach is to help a user to detect 101 whether the DRAM of an embedded device is susceptible to bit 102 ¹⁰³ flips and, if yes, analyze those vulnerable memory locations. Fig. 1 illustrates the high-level view of our proposed 104 105 methodology. It consists of two components-DRAM address 106 mapping unveiling tool which infer the detailed memory geom-¹⁰⁷ etry information [11] and *Flip-On-Chip* tool, which utilizes the ¹⁰⁸ provided information to perform the deterministic rowhammer 109 test. Further, our Flip-On-Chip tool consists of two compo-110 nents: 1) a Rowhammer Test tool and 2) a bit-flip profiler 111 (BFP). It also profiles the memory to determine data alter-112 ations that happened during the Rowhammer test and stores 113 them. The detailed explanation is provided in the following 114 sections.

115 A. DRAM Address Mapping Unveiling Tool

To trigger rowhammer in a deterministic manner, addresses that lie in the SBDR should be identified. To fulfil this preconthat dition, we developed a tool that reverse-engineers DRAM chip of the target device and provides underlying hardware mapping information. We make use of the target device information to judiciously select physical addresses in order to provide deterministic DRAM address mapping. The device information includes *total number of banks, rows, columns, and physical memory size.* To find the hidden DRAM address mapping for ARM devices, two major technological challenges must be addressed.

1) Determination of Device Information: On any ×86 127 architecture, the device information can be obtained 128 by reading the EEPROM kernel module. The kernel 129 module is read via the decode-dimms system com-130 mand [7], [8]. However, for ARM-based devices such 131 as RPI 4B and RPI 3B+, no such EEPROM could be 132 found and thus decode-dimms did not work. To find the 133 device information, the hardware specification sheet of 134

the device provided by the memory manufacturer was 135 consulted.

 Development of Dedicated Module to Determine Row-Buffer and Nonrow-Buffer Conflicts: To compare the timing between row-buffer and nonrow-buffer conflicts
 ×86 architecture supports an unprivileged instruction
 called rdtsc [4]. Unlike ×86, on ARM architecture, 141 performance monitors cycle count register (PMCCNTR)
 instruction is privileged. Thus, to determine these conflicts for ARM, we had to implement our own kernel
 module.

Our address mapping tool consists of two major components: 1) address generation and translation unit and 2) a unit to map physical address bits to DRAM address bits. The *Main* Module, the *Communication* Module, and the *Latency* Module are the three modules which implement both the components. DRAM address mapping refers to mapping of physical address to a 3-tuple: $\langle Row, Column, Bank \rangle$ (DIMM, channel, and rank bits are included in the bank bits).

The mapping is constructed using the *timing channel* concept [6] which distinguishes *row-buffer conflicts* from non rowbuffer conflicts. The *row-buffer conflicts* happen when the two addresses are located in SBDR, resulting in higher latency as than the case that these addresses lie either within the same row or in different banks. Using this principle, the position of row, column, and bank bits is determined.

Finding Row and Column Bits We implemented the algorithm described in [6] that reverse-engineers mapping of ×86 platform. In contrast to their method, which is implemented as a user process, our approach consists of two modules: 164 1) the Main module, a user module and 2) the Latency module, a kernel module. We modify the following w.r.t. ARM 166 architecture. 167

- 1) The total access time between addresses is measured 168 using the *PMCCNTR* instruction, and it is privileged. 169
- Unlike ×86, ARMv8 has different flush instruction, 170 DC CIVAC flush instruction to clean and invalidate 171 data cache so that next access can reach to DRAM 172 and also memory barrier instructions DSB 0XF, ISB is 173 used. 174

The Row bit (*R*) is a set of bits, that is determined, if address ¹⁷⁵ pairs with a one-bit difference have latency greater than the ¹⁷⁶ threshold. In similar manner, column bits (*C*) are detected, ¹⁷⁷ except that addresses that differ at two-bit positions (R and ¹⁷⁸ nonrow bit) are taken into account. Once the R and C bits ¹⁷⁹ have been revealed, the next step involves determination of ¹⁸⁰ bank bits. If a physical address has *n* bits, then n-(R+C) ¹⁸¹ remaining bits are regarded as "probable" bank bits, since they ¹⁸² may contain some unrevealed column and row bits.

Identifying Bank Bits for Construction of Bank Address 184 Functions (BAFs) To index DRAM banks, an exclusive rlogic 185 functions on bank bits are computed and are called as BAFs. 186 According to [12], ARM platform also employ XOR functions, 187 which can be one-bit or two-bit functions. We made modifications to the approach in [7] specific to ARM, as their work 189 identified BAF for \times 86. Unlike their algorithm, that considers 190 physical pages into account. The input to our algorithm is the 191 physical address, as we discovered that our probable bank bits 192 are present in both the offset and the physical page. Once BAF 193 is revealed, the leftover bits are analyzed. By examining the 194 ¹⁹⁵ memory sheet of the target device, we were able to determine ¹⁹⁶ that the row and bank bits sets required to index banks and ¹⁹⁷ rows, respectively, are complete. As a result, leftover bits are ¹⁹⁸ part of an incomplete set and thus are assigned to the column ¹⁹⁹ bit set.

200 B. Proposed DRAM Profiler Tool: Flip-on-Chip

The factors our proposed tool takes into account, as well as information that BFP collects, is discussed next.

1) Rowhammer Test Tool: We assess the device vulner-203 204 ability to bit flips by performing the rowhammer test. To 205 perform deterministic rowhammer, accurate address mapping 206 information is utilized. Given that current DRAM modules 207 include millions of different rows and that the addresses are ²⁰⁸ not chosen at random for hammering, thus, using the revealed 209 information helps to narrow the search space. Additionally, it 210 takes a reasonable amount of time to cause bit flips in victim 211 rows. In addition to the DRAM address mapping, three other 212 essential factors are taken into account by our tool: 1) the 213 hammer methods; 2) the hammer patterns; and 3) the data ²¹⁴ patterns for effectively triggering bit flips [13]. To the best of 215 our knowledge, there has not been an investigation that looks 216 into the ways these important factors affect bit flips on DRAM 217 modules of embedded devices.

a) Hammer methods: To make sure that a memory access serviced from the DRAM, instead of cache, the following eight ARM-compatible instructions provided by [9] are examined.

Data Cache Clean by Virtual Address to point of
 coherency (PoC) {DC CVAC} with and without DSB.

224 2) Data Cache Clean and Invalidate by Virtual Address to
 225 PoC {DC CIVAC} with and without DSB.

3) Data Cache zero by virtual address (DC ZVA) instruc tions with and without DSB.

b) Data patterns: This parameter sets the data values por both the victim and the aggressor rows, and 8 such data patterns are taken into account [13].

c) Hammer patterns: This indicates the number of aggressor rows to be hammered, and our tool considers double-sided and many-sided patterns [13].

2) *BFP*: After hammering each aggressor rows, memory is scanned and a bit-flip table storing physical addresses of both aggressor pairs and victim locations is created. Since most of the victim locations are repeatable, it is quite likely that the same value of a cell can be corrupted in the future [1]. Thus, the information gathered in the bit-flip table becomes a valuable resource for an attacker, and it can be used to plant security-sensitive data at a target area and then exploit it. Also, the defence mechanisms can guard these vulnerable areas.

III. EVALUATION

243

In this section, we present the Proof-of-Concept of both velocity tools by evaluating them on two memory modules. We compare our proposed method with the technique described by [9] velocity in terms of induced #bit-flips, and also examine the data gathered by BFP.

Experimental Setup: We validated our proposed approach on two LPDRAM modules: 1) LPDDR4 memory of RPI 4B

TABLE I Reverse Engineered Dram Mapping

DRAM Type	Device Name	DRAM Configuration	Row Bits	Column Bits	Bank Address Functions	
LPDDR4	RaspberryPi 4B	2,1,1,8	15-31	0-10	(11,12), (12), (13), (14)	
LPDDR2	RaspberryPi 3B+	1,1,1,8	16-29	0-12	(13,14), (14), (15)	

TABLE II Average #Bit Flips Induced on LPDRAM Modules

DRAM	LPDDR2	LPDDR4
Round No.	State-of-the-art [9] / Flip-On-Chip	State-of-the-art [9] / Flip-On-Chip
R1	338088 / 370549	1455888 / 2910768
R2	339128 / 371664	1455528 /2911536
R3	349336 / 363936	1455232 / 2910768
R4	338936 / 369768	1455616 / 2910944
R5	345581 / 360757	1456112 / 2910704
Average	342213.8 / 367334.8	1455675.2 /2910944
% Increment	7.340732606	99.97208168

device and 2) LPDDR2 memory of RPI 3B+ devices using ²⁵¹ a *Linux raspberry-pi* 5.15.32-v8+ *kernel*. In order to ensure ²⁵² that we do not overlook any addresses that are required to ²⁵³ locate the mapping information, and also to discover all vulnerable memory locations, we *mmap* a large chunk of memory ²⁵⁵ (70%–80%). ²⁵⁶

A. DRAM Address Mapping Unveiling Tool

To generate deterministic mapping, the data sheet of *RPI* ²⁵⁸ 4B and *RPI* 3B+ corresponding to memory part [14] and [15], ²⁵⁹ respectively, were consulted to obtain the memory configura- ²⁶⁰ tion. We successfully uncovered DRAM address mapping as ²⁶¹ shown in Table I for these two devices. A specific DRAM ²⁶² setup is shown in a quadruple by the DRAM Configuration ²⁶³ column: (number of channels, # DIMMs per channel, # ranks ²⁶⁴ per DIMM, and # banks per rank). Here, BAF (BAF0) for ²⁶⁵ RPI 3B+ represents XOR-ed combination of two bank bits ²⁶⁶ 13th and 14th. ²⁶⁷

Flip-on-Chip	20
r up on Chup	2

В.

Here, we assess our tool effectiveness in terms of induced 269 #bit-flips. 270

1) Comparison With State-of-the-Art: Using the DRAM 271 mapping data provided by our mapping tool and state-of- 272 the-art work [9], respectively, we executed the Rowhammer 273 test on both devices and found that our mapping results 274 were as expected. We obtain a greater number of bit flips 275 as compared to a number of bit flips induced by [9]. The 276 double-sided rowhammer technique with the DC ZVA ham- 277 mering approach was specifically used in this experiment. We 278 executed five rounds of rowhammer tests for each setting, 279 and results are shown in Table II. The data stored at both 280 aggressor rows and victim rows was 0xffff/0xffff/0xffff and is 281 64-bits wide. R1-R5 represent the five rounds, and from the 282 average column it can be observed that our tool consider- 283 ably induced more bit flips compared to state-of-the art. We 284 noticed that not all the victims produced by the [9] code fol- 285 lowed the ideal description of a victim, which is a bit-flip 286 location that is situated in the same bank as the aggressor 287 rows. We ran their code on RPI 3B+ and found a 25.40% 288 error in the victim's location. Thus, these results justify the 289 correctness of knowing full information of physical-DRAM 290 address mapping and highlights the importance of bank bits 291 information knowledge. 292

257

TABLE III #BIT-FLIPS INDUCED ON LPDDR2 AND LPDDR4 MODULES

		Data Patterns	Best Hammer Methods (HM)			#Bit-Flips	
	DRAM		2-sided	3-sided	2-sided	3-sideo	
		(0xff/0x00/0xff)	DC CIVAC+STR +DSB	DC CIVAC+STR+DSB	13304	17408	
		(0x00/0xff20x00)	DC CIVAC+STR+DSB, DC CVAC + STR + DSB, DC CIVAC + STR	DC CIVAC+LDR+DSB, DC CIVAC +STR +DSB, DC CVAC+STR+DSB	10240	13312	
		(0x55/0x55/0x55)	DC CVAC+ STR+DSB	DC CVAC+STR	1128	1128	
		(0xaa/0xaa/0xaa)	a) DC CVAC+STR+DSB DC CTVAC + STR + DSB		1192	1128	
		(0xaa/0x55/0xaa)	DC CVAC + STR +DSB	DC CVAC + STR +DSB	13312	16384	
	LPDDR2	(0x55/0xaa/0x55)	DC CIVAC+STR+DSB	DC CIVAC +STR +DSB	15360	17408	
		(0x6d/0xb6/0xdb)	DC CVAC + STR + DSB	DC CIVAC + STR	12528	12536	
		(0x92/0x49/0x24)	DC CIVAC+STR+DSB	DC CIVAC + STR + DSB	8192	12472	
	LPDDR4	(0x6d/0xb6/0xdb)	6 HM except DC ZVA & DC ZVA +DSB	6 HM except DC ZVA & DC ZVA +DSB	1002	1016	
		(0x92/0x49/0x24)	DC CVAC + STR	6 HM except DC ZVA & DC ZVA +DSB	1008	1016	

2) Analysis: A look at the literature related to bit flips on 294 embedded devices, reveals that the research has been restricted 295 to causing bit flips using rowhammer. No further analysis 296 has been done on exploring either the location and pattern 297 of victim addresses or exploring bit flips on various devices. 298 However, such an analysis is of utmost importance since prior 299 knowledge of vulnerable locations in a DRAM will enable 300 attackers to mount RowHammer attacks in a more efficient 301 and precise way. In this work, we tried to provide an analysis 302 of the bit flips that were recorded using the Flip-on-Chip tool. 303 The aim is to answer the following research questions.

- *RQ1:* Do the victim addresses stays the same, if bitflip procedure is carried out on a different experimental board?
- 2) *RQ2*: If bit flips occur in some victim locations of an
 embedded DRAM, do they occur consecutively in the
 DRAM, or they occur in some region?

To address these questions, four LPDDR2 modules of the RPI3B+ boards running *Flip-On-Chip* and state-of-the-art approach were used as experimental set-up. Both approaches were executed repeatedly on each of these devices, collectit ing the common victim memory locations in a bit-flip table. Results of the experiments were produced when there is little variation in the common number of bit flips between rounds. The results show that when our tool and the state-of-the-art approach were executed, they were able to determine almost 99% (%) Common Victims Across RPI's in three rounds and 200 70% in five rounds respectively.

Further, we found that these aggressor rows that corrupt victim locations are consecutive and the longest sequence length 123 is 16. We found, 1175 such small clusters. Next, we tried to 124 find how distant these found clusters are from each other. Is 125 there any specific pattern they follow? We discovered that a 126 total of 14 such clusters or zones are there and each of them 127 are, evenly spaced from each other. The largest memory clus-128 ter included 6464 bit flip causing aggressor rows. Using this 129 information, an adversary will have prior knowledge of the 130 space they may utilise for placing security sensitive data.

331 3) Examining Key Parameters: Our Flip-On-Chip consid- ers three primary configurable parameters, and the effects of those parameters on two DRAM modules are shown here. Table III shows maximum *#bit-flips* triggered on LPDDR2 and LPDDR4 DRAM in response to various data patterns, along with the hammer method that caused those bit flips. The data pattern 0x55/0xaa/0x55: checkered board is most effective in triggering bit flips on LPDDR2. On LPDDR4 modules, only 338 *killer pattern: 0x6d/0xb6/0xdb, 0x92/0x49/0x24* induced the 339 flips among all data patterns. 340

In this work, we examined, in great detail, how different ³⁴² parameters, such as knowledge of DRAM address map- ³⁴³ ping, hammer patterns, data patterns, and hammer methods ³⁴⁴ affects bit flips on embedded devices. Our study demon- ³⁴⁵ strates that having knowledge of underlying memory geometry ³⁴⁶ information have a significant impact, as the attackers can ³⁴⁷ cause significantly more bit flips by choosing target addresses. ³⁴⁸ To support our work, we developed *DRAM Address Mapping* ³⁴⁹ *Unveiling Tool* to reverse-engineer the DRAM address mappings for *ARMv8*-based devices. Further, we also tried to get ³⁵¹ analysis result on the likelihood of getting repeated bit flips ³⁵² on a memory module and found interesting patterns in victim ³⁵³ locations using *Flip-On-Chip* tool. ³⁵⁴

ACKNOWLEDGMENT

355

358

The authors would like to thank the anonymous reviewers ³⁵⁶ for their valuable feedback as well as ESWEEK-CASES team. ³⁵⁷

References

- O. Mutlu and J. S. Kim, "RowHammer: A retrospective," *IEEE* 359 *Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 39, no. 8, 360 pp. 1555–1571, Aug. 2020.
- [2] A. P. Fournaris, L. P. Fraile, and O. Koufopavlou, "Exploiting hardware 362 vulnerabilities to attack embedded system devices: A survey of potent 363 microarchitectural attacks," *Electronics*, vol. 6, no. 3, p. 52, 2017. 364
- [3] L. P. Fraile, A. P. Fournaris, and O. Koufopavlou, "Revisiting 365 Rowhammer attacks in embedded systems," in *Proc. DTIS*, 2019, 366 pp. 1–6. 367
- P. Pessl, D. Gruss, C. Maurice, M. Schwarz, and S. Mangard, "DRAMA: 368 Exploiting DRAM addressing for Cross-CPU attacks," in *Proc. USENIX* 369 Security, 2016, pp. 565–581. 370
- [5] M. Seaborn and T. Dullien, "Exploiting the dram rowhammer bug to gain kernel privileges," presented at Black Hat, 2015. 372
- [6] Y. Xiao, X. Zhang, Y. Zhang, and R. Teodorescu, "One bit flips, one 373 cloud flops: Cross-VM row hammer attacks and privilege escalation," 374 in *Proc. USENIX Security*, 2016, pp. 19–35. 375
- [7] M. Wang, Z. Zhang, Y. Cheng, and S. Nepal, "DRAMDig: A knowledgeassisted tool to uncover dram address mapping," in *Proc. DAC*, 377 2020, pp. 1–6.
- [8] M. Seaborn. "How physical addresses map to rows and banks in 379 dram." May 2015. [Online]. Available: http://lackingrhoticity.blogspot. 380 com/2015/05/how-physical-addresses-map-to-rows-and-banks.html 381
- Z. Zhang, Z. Zhan, D. Balasubramanian, X. Koutsoukos, and G. Karsai, 382
 "Triggering rowhammer hardware faults on ARM: A revisit," in *Proc.* 383
 ASHES, 2018, pp. 24–33.
- [10] M. Bechtel and H. Yun, "Memory-aware denial-of-service attacks on 385 shared cache in multicore real-time systems," *IEEE Trans. Comput.*, 386 vol. 71, no. 9, pp. 2351–2357, Sep. 2022.
- [11] A. Kaur, P. Srivastav, and B. Ghoshal, "Work-in-progress: Dram-MaUT: 388 Dram address mapping unveiling tool for ARM devices," in *Proc.* 389 *CASES*, 2022, pp. 41–42.
- M. Schwarz, "DRAMA: Exploiting DRAM buffers for fun and profit," 391
 M.S. thesis, Dept. Comput. Sci., Graz University of Technol., Graz, 392
 Austria, 2016. 393
- [13] Z. Zhang et al., "BitMine: An end-to-end tool for detecting rowhammer vulnerability," *IEEE Trans. Inf. Forensics Security*, vol. 16, 395 pp. 5167–5181, 2021.
 [14] "200b: x16/x32 LPDDR4/LPDDR4X SDRAM features," Data 397
- [14] ⁴²200b: x16/x32 LPDDR4/LPDDR4X SDRAM features," Data 397 Sheet LPDDR4, Micron, Boise, ID, USA, 2017. [Online]. 398 Available: https://datasheet.lcsc.com/szlcsc/2011180207Micron-Tech-399 MT53D1024M32D4DT-046-WT-D C907715.pdf/ 400
- [15] "Embedded LPDDR2 SDRAM features," Data Sheet LPDDR2, Micron, 401
 Boise, ID, USA, 2014. [Online]. Available: https://datasheetspdf.com/ 402
 pdf-file/1202705/MicronTechnology/EDB8132B4PB-8D-F/1/ 403