- A microprocessor is composed of many different circuits that are operating simultaneously – if each circuit X takes in inputs at time TI<sub>x</sub>, takes time TE<sub>x</sub> to execute the logic, and produces outputs at time TO<sub>x</sub>, imagine the complications in co-ordinating the tasks of every circuit
- A major school of thought (used in most processors built today): all circuits on the chip share a clock signal (a square wave) that tells every circuit when to accept inputs, how much time they have to execute the logic, and when they must produce outputs





 Until now, circuits were combinational – when inputs change, the outputs change after a while (time = logic delay thru circuit)



 We want the clock to act like a start and stop signal – a "latch" is a storage device that separates these circuits – it ensures that the inputs to the circuit do not change during a clock cycle



# **Sequential Circuits**

- Sequential circuit: consists of combinational circuit and a storage element
- At the start of the clock cycle, the rising edge causes the "state" storage to store some input values



- This state will not change for an entire cycle (until next rising edge)
- The combinational circuit has some time to accept the value of "state" and "inputs" and produce "outputs"
- Some of the outputs (for example, the value of next "state") may feed back (but through the latch so they're only seen in the next cycle)

## **Designing a Latch**

- An S-R latch: set-reset latch
  - When Set is high, a 1 is stored
  - When Reset is high, a 0 is stored
  - When both are low, the previous state is preserved (hence, known as a storage or memory element)
  - Both are high this set of inputs is not allowed

Verify the above behavior!



#### **D** Latch

- Incorporates a clock
- The value of the input D signal (data) is stored only when the clock is high – the previous state is preserved when the clock is low





• Terminology:

Latch: outputs can change any time the clock is high (asserted) Flip flop: outputs can change only on a clock edge

 Two D latches in series – ensures that a value is stored only on the falling edge of the clock



- A sequential circuit is described by a variation of a truth table – a finite state diagram (hence, the circuit is also called a finite state machine)
- Note that state is updated only on a clock edge



- Each state is shown with a circle, labeled with the state value the contents of the circle are the outputs
- An arc represents a transition to a different state, with the inputs indicated on the label



This is a state diagram for \_\_\_\_?

### **3-Bit Counter**

 Consider a circuit that stores a number and increments the value on every clock edge – on reaching the largest value, it starts again from 0

Draw the state diagram:

- How many states?
- How many inputs?

### **3-Bit Counter**

 Consider a circuit that stores a number and increments the value on every clock edge – on reaching the largest value, it starts again from 0

Draw the state diagram:

- How many states?
- How many inputs?



- Three questions worth asking:
  - What are the possible output states? Draw a bubble for each.
  - What are inputs? What values can those inputs take?
  - For each state, what do I do for each possible input value? Draw an arc out of every bubble for every input value.

 Problem description: A traffic light with only green and red; either the North-South road has green or the East-West road has green (both can't be red); there are detectors on the roads to indicate if a car is on the road; the lights are updated every 30 seconds; a light need change only if a car is waiting on the other road

State Transition Table: How many states? How many inputs? How many outputs?  Problem description: A traffic light with only green and red; either the North-South road has green or the East-West road has green (both can't be red); there are detectors on the roads to indicate if a car is on the road; the lights are updated every 30 seconds; a light must change only if a car is waiting on the other road

State Transitio	n Table:		
CurrState	InputEW	InputNS	NextState=Output
Ν	0	0	Ν
Ν	0	1	Ν
Ν	1	0	E
Ν	1	1	E
Е	0	0	E
Е	0	1	Ν
Е	1	0	E
Е	1	1	Ν

#### State Diagram

#### State Transition Table:



16

- Three questions worth asking:
  - What are the possible output states? Draw a bubble for each.
  - What are inputs? What values can those inputs take?
  - For each state, what do I do for each possible input value? Draw an arc out of every bubble for every input value.

# Example – Residential Thermostat

- Two temp sensors: internal and external
- If internal temp is within 1 degree of desired, don't change setting
- If internal temp is > 1 degree higher than desired, turn AC on; if internal temp is < 1 degree lower than desired, turn heater on
- If external temp and desired temp are within 5 degrees, disregard the internal temp, and turn both AC and heater off

### Finite State Machine Table

Current State	Input E	Input I	Output State
HEAT	D	С	OFF
HEAT	D	G	OFF
HEAT	D	Н	OFF
HEAT	U	С	HEAT
HEAT	U	G	HEAT
HEAT	U	Н	COOL
COOL	D	С	OFF
COOL	D	G	OFF
COOL	D	Н	OFF
COOL	U	С	HEAT
COOL	U	G	COOL
COOL	U	Н	COOL
OFF	D	С	OFF
OFF	D	G	OFF
OFF	D	Н	OFF
OFF	U	С	HEAT
OFF	U	G	OFF
OFF	U	Н	COOL

#### Finite State Diagram



- Recall that we want a circuit to have stable inputs for an entire cycle – so I want my new inputs to arrive at the start of a cycle and be fixed for an entire cycle
- A flip-flop provides the above semantics (a door that swings open and shut at the start of a cycle)
- But a flip-flop needs two back-to-back D-latches, i.e., more transistors, delay, power
- You can reduce these overheads with just a single D-latch (a door that is open for half a cycle) as long as you can tolerate stable inputs for just half a cycle

- Now that we understand clocks and storage of states, we'll design a simple CPU that executes:
  - basic math (add, sub, and, or, slt)
  - memory access (lw and sw)
  - branch and jump instructions (beq and j)

### **Implementation Overview**

- We need memory
  - to store instructions
  - to store data
  - for now, let's make them separate units
- We need registers, ALU, and a whole lot of control logic
- CPU operations common to all instructions:
  - use the program counter (PC) to pull instruction out of instruction memory
  - read register values

# View from 30,000 Feet



- What is the role of the Add units?
- Explain the inputs to the data memory unit
- Explain the inputs to the ALU
- Explain the inputs to the register unit

Source: H&P textbook

# **Clocking Methodology**



- Which of the above units need a clock?
- What is being saved (latched) on the rising edge of the clock?
  Keep in mind that the latched value remains there for an entire cycle

### **Implementing R-type Instructions**

- Instructions of the form add \$t1, \$t2, \$t3
- Explain the role of each signal



a. Registers

b. ALU

Source: H&P textbook

### Implementing Loads/Stores

• Instructions of the form lw \$t1, 8(\$t2) and sw \$t1, 8(\$t2)



a. Data memory unit Source: H&P textbook

### **Implementing J-type Instructions**

• Instructions of the form beq \$t1, \$t2, offset



# View from 10,000 Feet



Source: H&P textbook

# View from 5,000 Feet



Source: H&P textbook

10

# Latches and Clocks in a Single-Cycle Design



- The entire instruction executes in a single cycle
- Green blocks are latches
- At the rising edge, a new PC is recorded I
- At the rising edge, the result of the previous cycle is recorded
- At the falling edge, the address of LW/SW is recorded so we can access the data memory in the 2<sup>nd</sup> half of the cycle

Instead of executing the entire instruction in a single cycle (a single stage), let's break up the execution into multiple stages, each separated by a latch

