Normalized scientific notation: single non-zero digit to the left of the decimal (binary) point – example: 3.5 x 10⁹

- $1.010001 \times 2^{-5}_{two} = (1 + 0 \times 2^{-1} + 1 \times 2^{-2} + ... + 1 \times 2^{-6}) \times 2^{-5}_{ten}$
- A standard notation enables easy exchange of data between machines and simplifies hardware algorithms – the IEEE 754 standard defines how floating point numbers are represented

Sign and Magnitude Representation

Sign	Exponent	Fraction
1 bit	8 bits	23 bits
S	Е	F

- More fraction bits → higher precision
- Register value = $(-1)^{S} \times F \times 2^{E}$
- Since we are only representing normalized numbers, we are guaranteed that the number is of the form 1.xxxx..
 Hence, in IEEE 754 standard, the 1 is implicit
 Register value = (-1)^S x (1 + F) x 2^E

Sign and Magnitude Representation

Sign	Exponent	Fraction
1 bit	8 bits	23 bits
S	Е	F

- Largest number that can be represented: 2.0 x 2¹²⁸ = 2.0 x 10³⁸ (not really – see upcoming details)
- Smallest number that can be represented: 1.0 x 2⁻¹²⁷ = 2.0 x 10⁻³⁸ (not really – see upcoming details)
- Overflow: when representing a number larger than the max; Underflow: when representing a number smaller than the min

Smallest:

• Double precision format: occupies two 32-bit registers:


Largest:

0			
Sign	Exponent	Fraction	
<u>1 bit</u>	11 bits	52 bits	
S	E	F	12

Details

- The number "0" has a special code so that the implicit 1 does not get added: the code is all 0s (it may seem that this takes up the representation for 1.0, but given how the exponent is represented, that's not the case) (see discussion of denorms in the textbook)
- The largest exponent value (with zero fraction) represents +/- infinity
- The largest exponent value (with non-zero fraction) represents NaN (not a number) – for the result of 0/0 or (infinity minus infinity)
- Note that these choices impact the smallest and largest numbers that can be represented

- To simplify sort, sign was placed as the first bit
- For a similar reason, the representation of the exponent is also modified: in order to use integer compares, it would be preferable to have the smallest exponent as 00...0 and the largest exponent as 11...1
- This is the biased notation, where a bias is subtracted from the exponent field to yield the true exponent
- IEEE 754 single-precision uses a bias of 127 (since the exponent must have values between -127 and 128)...double precision uses a bias of 1023



Same rules as above, but the sign bit is 1 Same magnitudes as above, but negative numbers

• Represent -0.75_{ten} in single and double-precision formats

Single: (1 + 8 + 23)

Double: (1 + 11 + 52)



- What decimal number is represented by the following single-precision number?
 - $1 \quad 1000 \ 0001 \quad 01000...0000$


• Represent -0.75_{ten} in single and double-precision formats

```
Single: (1 + 8 + 23)
1 0111 1110 1000...000
```

```
Double: (1 + 11 + 52)
1 0111 1111 110 1000...000
```

- What decimal number is represented by the following single-precision number?
 - $1 \quad 1000 \ 0001 \quad 01000...0000$

• Represent 36.90625_{ten} in single-precision format



We've calculated that $36.90625_{ten} = 100100.1110100...0$ in binary Normalized form = 1.001001110100...0 x 2⁵ (had to shift 5 places to get only one bit left of the point)

The sign bit is 0 (positive number) The fraction field is 001001110100...0 (the 23 bits after the point) The exponent field is 5 + 127 (have to add the bias) = 132, which in binary is 10000100

The IEEE 754 format is 0 10000100 001001110100.....0 sign exponent 23 fraction bits

• Consider the following decimal example (can maintain only 4 decimal digits and 2 exponent digits)

9.999 x 10^1 + 1.610 x 10^{-1} Convert to the larger exponent: 9.999 x 10^1 + 0.016 x 10^1 Add 10.015 x 10¹ Normalize 1.0015×10^2 Check for overflow/underflow Round 1.002×10^2 **Re-normalize**

 Consider the following decimal example (can maintain only 4 decimal digits and 2 exponent digits)

```
9.999 x 10^1 + 1.610 x 10^{-1}
Convert to the larger exponent:
9.999 x 10^1 + 0.016 x 10^1
Add
10.015 x 10<sup>1</sup>
                                       If we had more fraction bits,
Normalize
                                     these errors would be minimized
1.0015 \times 10^2
Check for overflow/underflow
Round
1.002 \times 10^2
Re-normalize
```

• Consider the following binary example

```
1.010 \times 2^{1} + 1.100 \times 2^{3}
Convert to the larger exponent:
0.0101 \times 2^3 + 1.1000 \times 2^3
Add
1.1101 x 2<sup>3</sup>
Normalize
1.1101 x 2<sup>3</sup>
Check for overflow/underflow
Round
Re-normalize
```

FP Multiplication

- Similar steps:
 - Compute exponent (careful!)
 - Multiply significands (set the binary point correctly)
 - Normalize
 - Round (potentially re-normalize)
 - Assign sign

- The usual add.s, add.d, sub, mul, div
- Comparison instructions: c.eq.s, c.neq.s, c.lt.s....
 These comparisons set an internal bit in hardware that is then inspected by branch instructions: bc1t, bc1f
- Separate register file \$f0 \$f31 : a double-precision value is stored in (say) \$f4-\$f5 and is referred to by \$f4
- Load/store instructions (lwc1, swc1) must still use integer registers for address computation

```
float f2c (float fahr)
{
    return ((5.0/9.0) * (fahr – 32.0));
}
```

(argument fahr is stored in \$f12)
lwc1 \$f16, const5
lwc1 \$f18, const9
div.s \$f16, \$f16, \$f18
lwc1 \$f18, const32
sub.s \$f18, \$f12, \$f18
mul.s \$f0, \$f16, \$f18
jr \$ra

Fixed Point

- FP operations are much slower than integer ops
- Fixed point arithmetic uses integers, but assumes that every number is multiplied by the same factor
- Example: with a factor of 1/1000, the fixed-point representations for 1.46, 1.7198, and 5624 are respectively
 1460, 1720, and 5624000
- More programming effort and possibly lower precision for higher performance

- ALUs are typically designed to perform 64-bit or 128-bit arithmetic
- Some data types are much smaller, e.g., bytes for pixel RGB values, half-words for audio samples
- Partitioning the carry-chains within the ALU can convert the 64-bit adder into 4 16-bit adders or 8 8-bit adders
- A single load can fetch multiple values, and a single add instruction can perform multiple parallel additions, referred to as subword parallelism