## Instruction Set

- Important design principles when defining the instruction set architecture (ISA):
- keep the hardware simple - the chip must only implement basic primitives and run fast
- keep the instructions regular - simplifies the decoding/scheduling of instructions

We will later discuss RISC vs CISC

## Example

$$
C \text { code } a=b+c+d+e ;
$$

translates into the following assembly code:
add $a, b, c$
add $a, a, d$

add $a, a, e$$\quad$ or $\quad$| add $a, b, c$ |
| :--- |
| add $f, d, e$ |
| add $a, ~ a, f$ |

- Instructions are simple: fixed number of operands (unlike C)
- A single line of C code is converted into multiple lines of assembly code
- Some sequences are better than others... the second sequence needs one more (temporary) variable $f$


## Subtract Example

$$
C \text { code } f=(g+h)-(i+j) ;
$$

Assembly code translation with only add and sub instructions:

## Subtract Example

$$
\text { C code } f=(g+h)-(i+j) ;
$$

translates into the following assembly code:

$$
\begin{array}{lll}
\text { add } t 0, g, h & & \text { add } f, g, h \\
\text { add } t 1, i, j \\
\text { sub } f, t 0, t 1
\end{array} \quad \begin{array}{ll}
\text { or } & \text { sub } f, f, i \\
\text { sub } f, f, j
\end{array}
$$

- Each version may produce a different result because floating-point operations are not necessarily associative and commutative... more on this later


## Operands

- In C, each "variable" is a location in memory
- In hardware, each memory access is expensive - if variable $a$ is accessed repeatedly, it helps to bring the variable into an on-chip scratchpad and operate on the scratchpad (registers)
- To simplify the instructions, we require that each instruction (add, sub) only operate on registers
- Note: the number of operands (variables) in a C program is very large; the number of operands in assembly is fixed... there can be only so many scratchpad registers


## Registers

- The MIPS ISA has 32 registers (x86 has 8 registers) Why not more? Why not less?
- Each register is 32 bits wide (modern 64-bit architectures have 64-bit wide registers)
- A 32-bit entity (4 bytes) is referred to as a word
- To make the code more readable, registers are partitioned as $\$ \mathrm{~s} 0-\$ \mathrm{~s} 7$ (C/Java variables), $\$ \mathrm{to} 0$ - $\$ \mathrm{tg}$ (temporary variables)...


## Binary Stuff

- 8 bits $=1$ Byte, also written as $8 \mathrm{~b}=1 \mathrm{~B}$
- 1 word = 32 bits = 4B
- $1 \mathrm{~KB}=1024 \mathrm{~B}=2^{10} \mathrm{~B}$
- $1 \mathrm{MB}=1024 \times 1024 \mathrm{~B}=2^{20} \mathrm{~B}$
- $1 \mathrm{~GB}=1024 \times 1024 \times 1024 \mathrm{~B}=2^{30} \mathrm{~B}$
- A 32-bit memory address refers to a number between 0 and $2^{32}-1$, i.e., it identifies a byte in a $4 G B$ memory


## Memory Operands

- Values must be fetched from memory before (add and sub) instructions can operate on them

Load word
Iw \$t0, memory-address


Store word
sw \$t0, memory-address


How is memory-address determined?

## Memory Address

- The compiler organizes data in memory... it knows the location of every variable (saved in a table)... it can fill in the appropriate mem-address for load-store instructions



## Memory Organization

\$gp points to area in memory that saves global variables


## Memory Instruction Format

- The format of a load instruction:



## Memory Instruction Format

- The format of a store instruction:



## Example

int a, b, c, d[10];
addi \$gp, \$zero, 1000 \# assume that data is stored at \# base address 1000; placed in \$gp; \# \$zero is a register that always \# equals zero
Iw \$s1, 0(\$gp) \# brings value of a into register \$s1
Iw \$s2, 4(\$gp) \# brings value of b into register \$s2
Iw \$s3, 8(\$gp) \# brings value of c into register \$s3
lw \$s4, 12(\$gp) \# brings value of d[0] into register \$s4
Iw \$s5, 16(\$gp) \# brings value of d[1] into register \$s5

## Example

Convert to assembly:
C code: $\quad d[3]=d[2]+a ;$

## Example

Convert to assembly:

C code: $d[3]=d[2]+a ;$

Assembly (same assumptions as previous example): Iw $\quad \$ \mathrm{~s} 0,0(\$ \mathrm{gp}) \quad \#$ a is brought into $\$ \mathrm{~s} 0$
Iw \$s1, 20(\$gp) \# d[2] is brought into \$s1 add $\$ \mathrm{~s} 2, \$ \mathrm{~s} 0, \$ \mathrm{~s} 1$ \# the sum is in \$s2 sw \$s2, 24(\$gp) \# \$s2 is stored into d[3]

Assembly version of the code continues to expand!

## Memory Organization

- The space allocated on stack by a procedure is termed the activation record (includes saved values and data local to the procedure) - frame pointer points to the start of the record and stack pointer points to the end - variable addresses are specified relative to \$fp as \$sp may change during the execution of the procedure
- \$gp points to area in memory that saves global variables
- Dynamically allocated storage (with malloc()) is placed on the heap



## Recap - Numeric Representations

- Decimal $35_{10}=3 \times 10^{1}+5 \times 10^{0}$
- Binary $00100011_{2}=1 \times 2^{5}+1 \times 2^{1}+1 \times 2^{0}$
- Hexadecimal (compact representation)

$$
\begin{aligned}
0 \times 23 & \text { or } 23_{\text {hex }}=2 \times 16^{1}+3 \times 16^{0} \\
0-15 \text { (decimal) } & \rightarrow 0-9, \text { a-f (hex) }
\end{aligned}
$$

|  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dec | Binary | Hex | Dec | Binary | Hex | Dec | Binary | Hex | Dec | Binary | Hex

## Instruction Formats

Instructions are represented as 32-bit numbers (one word), broken into 6 fields


## Logical Operations

| Logical ops | C operators | Java operators | MIPS instr |
| :--- | :---: | :---: | :---: |
| Shift Left | $\ll$ | $\ll$ |  |
| Shift Right | $\gg$ | $\ggg$ | sll |
| Bit-by-bit AND | $\&$ | $\&$ | srl |
| Bit-by-bit OR | $\mid$ | $\mid$ | and, andi |
| Bit-by-bit NOT | $\sim$ | $\sim$ | or, ori |
|  |  |  | nor |

## Control Instructions

- Conditional branch: Jump to instruction L1 if register1 equals register2: beq register1, register2, L1 Similarly, bne and slt (set-on-less-than)
- Unconditional branch:
j L1
jr \$s0 (useful for big jumps and procedure returns)


## Convert to assembly:

if ( $i==j$ )

$$
\mathrm{f}=\mathrm{g}+\mathrm{h} ;
$$

else

$$
\mathrm{f}=\mathrm{g}-\mathrm{h} ;
$$

## Control Instructions

- Conditional branch: Jump to instruction L1 if register1 equals register2: beq register1, register2, L1 Similarly, bne and slt (set-on-less-than)
- Unconditional branch:
j L1
jr \$s0 (useful for big jumps and procedure returns)
Convert to assembly:



## Example

Convert to assembly:
while (save[i] == k)

$$
i+=1 ;
$$

Values of $i$ and $k$ are in $\$ s 3$ and $\$ \mathrm{~s} 5$ and base of array save[] is in \$s6

## Example

Convert to assembly:
while (save[i] == k)

$$
i+=1 ;
$$

Values of $i$ and $k$ are in $\$ s 3$ and \$s5 and base of array save[] is in \$s6

## Registers

- The 32 MIPS registers are partitioned as follows:
- Register 0: \$zero always stores the constant 0
- Regs 2-3 : \$v0, \$v1 return values of a procedure
- Regs 4-7 : \$a0-\$a3 input arguments to a procedure
- Regs 8-15: \$t0-\$t7 temporaries
- Regs 16-23: \$s0-\$s7 variables
- Regs 24-25: \$t8-\$t9 more temporaries
- Reg 28 : \$gp global pointer
- Reg 29 : \$sp stack pointer
- Reg 30 : $\$ \mathrm{fp}$ frame pointer
- Reg 31 : \$ra return address

